View all newsletters
Receive our newsletter - data, insights and analysis delivered to you
  1. Technology
February 19, 1989


By CBR Staff Writer

IBM’s prototype 128K-bit fast 0.5 micron channel, 1 micron lithography CMOS static memory chip (CI No 1,118), has an access time of 6.5nS, but the pipelining feature that enables data to be written and read concurrently brings the effective rate down to 5nS – and it took seven people – Fred Towler, Jeff Chu, Russell Houghton and Paul Lane of the General Technology Division at Essex Junction, Vermont, B A and T I Chappell and S E Schuster of the Thomas J Watson Research Center in Yorktown Heights, New York to write the paper chip given at last week’s International Solid State Circuits Conference in New York.

Content from our partners
Scan and deliver
GenAI cybersecurity: "A super-human analyst, with a brain the size of a planet."
Cloud, AI, and cyber security – highlights from DTX Manchester

Websites in our network
Select and enter your corporate email address Tech Monitor's research, insight and analysis examines the frontiers of digital transformation to help tech leaders navigate the future. Our Changelog newsletter delivers our best work to your inbox every week.
  • CIO
  • CTO
  • CISO
  • CSO
  • CFO
  • CDO
  • CEO
  • Architect Founder
  • MD
  • Director
  • Manager
  • Other
Visit our privacy policy for more information about our services, how Progressive Media Investments may use, process and share your personal data, including information on your rights in respect of your personal data and how you can unsubscribe from future marketing communications. Our services are intended for corporate subscribers and you warrant that the email address submitted is your corporate email address.