View all newsletters
Receive our newsletter - data, insights and analysis delivered to you
  1. Technology
February 21, 1993


By CBR Staff Writer

IBM Corp is ready with a new generation of its Rios RISC, the RIOS 2 for June or July launch, which will be able to execute as many as six instructions per clock cycle, the same source reports. It doubles up branch and conditional registers and integer and floating point units and a version of the PowerPC, derived from the design, is expected to execute up to four instructions per cycle, although whether those kinds of superscalar performances can often be achieved in practice will depend on how well the compilers are optimised for the new internal architecture. The trade weekly hears that one version of Rios 2 combines nine separate chips on a substrate 4 square.

Content from our partners
Scan and deliver
GenAI cybersecurity: "A super-human analyst, with a brain the size of a planet."
Cloud, AI, and cyber security – highlights from DTX Manchester

Websites in our network
Select and enter your corporate email address Tech Monitor's research, insight and analysis examines the frontiers of digital transformation to help tech leaders navigate the future. Our Changelog newsletter delivers our best work to your inbox every week.
  • CIO
  • CTO
  • CISO
  • CSO
  • CFO
  • CDO
  • CEO
  • Architect Founder
  • MD
  • Director
  • Manager
  • Other
Visit our privacy policy for more information about our services, how Progressive Media Investments may use, process and share your personal data, including information on your rights in respect of your personal data and how you can unsubscribe from future marketing communications. Our services are intended for corporate subscribers and you warrant that the email address submitted is your corporate email address.