View all newsletters
Receive our newsletter - data, insights and analysis delivered to you
  1. Technology
July 28, 2010

GE Intelligent Platforms introduces new packet processor

Based on multi-core Cavium OCTEON II CN6335-AAP application accelerator processor

By CBR Staff Writer

GE Intelligent Platforms has unveiled a new high performance packet processor, WANic 6354, designed to provide a cost-effective offering for networks that offloads network processing and enables maximum network throughput.

The company said that the WANic 6354 IP packet processor is based on new Cavium OCTEON II CN6335-AAP application accelerator processor, which lowers the power consumption for higher speed networks.

According to GE, OCTEON II processor allows applications to efficiently support greater network traffic by offloading traffic processing, and enables customers to enhance their products with network security, encryption and compression support.

The WANic 6354 supports high-speed communications via a 4-lane PCI Express Generation 2 bus interface to the host. Four front panel line interface ports with SFP connectors support IEEE 10/100/1000BaseT GbE as well as short- and long-reach optical connectivity.

Rubin Dhillon, global director of communications product management at GE Intelligent Platforms, said: "The rapid growth in search engines, cloud computing, Internet-based retailing, Web 2.0, mobile devices, online gaming and so on are driving network traffic at an unprecedented rate.

"Huge server farms are becoming the norm. At the same time, concerns about the security and integrity of online communication are uppermost in many customers’ minds, as is the need to manage available bandwidth to deliver optimum customer service."

Content from our partners
Scan and deliver
GenAI cybersecurity: "A super-human analyst, with a brain the size of a planet."
Cloud, AI, and cyber security – highlights from DTX Manchester

The company said that the OCTEON II processor’s has 2MB of shared L2 cache memory and up to 4GB of high-speed DDR3 packet memory, implemented using dual VLP Mini-RDIMM modules. 512 MB of DDR3 SDRAM is implemented for regular expression pattern matching engine memory (HFA/DFA).

Websites in our network
Select and enter your corporate email address Tech Monitor's research, insight and analysis examines the frontiers of digital transformation to help tech leaders navigate the future. Our Changelog newsletter delivers our best work to your inbox every week.
  • CIO
  • CTO
  • CISO
  • CSO
  • CFO
  • CDO
  • CEO
  • Architect Founder
  • MD
  • Director
  • Manager
  • Other
Visit our privacy policy for more information about our services, how Progressive Media Investments may use, process and share your personal data, including information on your rights in respect of your personal data and how you can unsubscribe from future marketing communications. Our services are intended for corporate subscribers and you warrant that the email address submitted is your corporate email address.